A novel single-stage AC/DC converter with the soft-switching characteristic based on interleaving technology and an LLC topology is proposed here. The converter is integrated by an interleaved cell and an LLC cell. Because the components of the system are reduced as a result of integrating, the cost decreases. Since interleaving technology is adopted, the converter can work in a high voltage input state. The LLC topology chosen here ensures that the switches on the primary side work in the ZVS condition and that the diodes on the secondary side work in the ZCS condition, which decreases the switching loss of the system. A theoretical analysis and the design procedures of the proposed converter are proposed and discussed in detail. Simulations and experimental studies with a 100W prototype are done to prove the analysis.
I. INTRODUCTION
There is usually a full-bridge rectifier and a large input capacitor in a common AC/DC converter which causes rich harmonics and a low power factor. Recently, standards such as IEEE 519 and IEC 61000-3-2 have imposed limits on the harmonic current drawn by pieces of equipment connected to an ac line in order to prevent the distortion of ac line voltage. Usually the solution is to add a PFC (power factor correction) pre-regulator in the DC-DC stage by shaping the input current so that it is sinusoidal and in phase with the input voltage. A two-stage AC-DC converter has a very high PF and a low THD, but at an increased cost [1] , [2] . Therefore, a singlestage AC/DC converter is proposed to reduce the cost and to simplify the circuit. A single-stage AC/DC converter is achieved by combining the PFC stage and the DC/AC stage into one stage by sharing one or more switches.
Recently, many new single-stage AC/DC converters have been proposed, but most of them did not pay much attention to soft switching. As a result, the switches usually have a lot of voltage or current stresses, which decrease the efficiency of the converter [3] - [7] . Some researchers have adopted a fullbridge converter to form a single-stage converter in order to achieve soft switching, but the full-bridge has four switches which increases the cost and the control method is complicated [8] - [10] .
A boost topology is usually adopted to be the PFC stage, because it has many advantages such as the main inductor is on the input side which decreases the input harmonics and the switch links to the power ground which makes it easy to design the drive circuit. Since half bridge converters are very simple, and they supply two switches to be combined with, they are very widely used in single-stage AC/DC converters [11] - [15] . There has been a great deal of research on singlestage AC/DC converters by integrating a boost circuit with a half bridge converter, but the output voltage must be higher than the input voltage, so they are only suitable for low line input [11] , [12] . If they are used for a 220 AC input, the bus voltage will be twice as high as the input peak value, which increases the voltage stress for both the switch and the bulk capacitor. As a result, a switch and capacitor with a high rated voltage must be used which increases the cost a lot. A simple single-stage topology is proposed in [14] , which integrates a boost circuit and a half-bridge converter. Since an LLC circuit is adopted, the primary switches can work in the ZVS state, and the secondary diodes can work in the ZCS state, which decreases the switching losses of the system a great deal. However, its drawback is very clear. The bus voltage is always twice as high as the peak input value, so if it is used in a high line input, the voltage stress of the system is much higher, and since its input current is in the discontinuous state, its THD is also high. A novel single stage AC/DC converter is proposed in this paper to achieve soft switching and to avoid adding extra voltage stress to the components of the converter. The proposed converter is shown in Fig.1 . It is made up of two cells: an interleaving cell and an LLC cell. In the interleaving cell, the half-bridge is divided into two boost cells, and the boost circuit works in the DCM which has a natural PFC function. Because the half-bridge is divided into two boost cells, the output voltage can be controlled a little higher than the input voltage, so it can be used in a high line input. The two boost cells work in the interleaving mode, so the input current is continuous, which decreases the THD of the system. The other cell is an LLC circuit. If it works at a proper frequency, the primary switches can work in the ZVS condition and the secondary diodes can work in the ZCS state, which decreases the switching losses of the converter. In the laboratory, a 100W prototype was constructed. The PF of the converter is as high as 0.99, the THD is lower than 10%, and the efficiency is as high as 90.25%. Fig.1 shows the proposed converter. It is made up of two cells: a PFC cell and an LLC cell. L b1 , Q 1 , D ds2 and C b form a boost circuit, and L b2 , Q 2 , D ds1 and C b form the other boost circuit. The PFC cell is made up of two boost circuits which work in the discontinue mode. Since the half bridge must work with a dead time, the switching duty cycle is nearly 0.5, and the two boost circuit work in the interleaving mode. C in is used as an input filter to filter the high-frequency harmonics after rectification, and C 1 and C 2 are voltage dividers to form two boost circuits in the interleaving mode.
II. OPERATING PRINCIPLES
A half bridge circuit and a resonant circuit form an LLC cell. L r is the leakage inductor of the transformer, and L m is the magnetizing inductor. If a proper switching frequency is selected, the switches Q 1 and Q 2 can work in the ZVS mode and the diodes D r1 and D r2 can work in the ZCS mode, which increases the efficiency a great deal. The converter has six operation modes in a single duty cycle. In the following descriptions, the working flow of the converter is shown in detail.
Mode 1 (t 0 ∼t 1 ): This mode begins when Q 2 is turned off at t 0 . In this mode, because Q 2 is turned off and Q 1 is not yet opened, L b2 discharges through C 2 , D ds1 , the resonant load and C b . The energy stored in L b1 was released in the last mode, so now there is no energy saved inL b1 . At the same time, the resonant current i r discharges the output capacitor of Q 1 , and the voltage of Q 1 between the drain pole and the source pole begins to fall. When the voltage deceases to zero, the body diode of Q 1 is turned on. On the secondary side of the transformer, D r1 is turned on, and the voltage of L m is clamped by the output voltage. In fact L r and C s resonate in this moment, and the current of L m increases linearly.
Mode 2 (t 1 ∼t 2 ): At t 1 , the drive signal of Q 1 begins, and Q 1 is turned on in the ZVS state. L b1 begins being charged.
Because the dead time of the half bridge is very short, L b2 continues to be charged until the current of L b2 reaches zero. L m continues to increase linearly, and the resonant current i r runs through Q 1 and increases with a sinusoidal shape. The current running through the rectifier D r1 is the difference between the resonant current and the magnetizing current. Since the working frequency is smaller than the resonant frequency of L r and C s , Q 1 is still in the open state after half a resonant cycle. When the resonant current equals the magnetizing current, this mode ends.
Mode 3 (t 2 ∼t 3 ): In this mode, because Q 1 is still open, L b1 continues to be charged until its voltage reaches the peak value when Q 1 is turned off. The energy stored in L b2 was released in the last mode, so now there is no energy saved in L b2 . At t 2 , D r1 is turned off in the ZCS state, so that the secondary side is separated from the resonant circuit, the voltage of the magnetizing inductor is not clamped by the output voltage, and L m and L s resonate with C s . Since L m >> L r , the resonant period becomes much longer. This can then be seen as:
Mode 4 (t 3 ∼t 4 ): This mode begins when Q 1 is turned off at t 3 . In this mode, because Q 1 is turned off and Q 2 has not yet been opened, L b1 discharges through C 1 , D ds2 , the resonant load and C b . The energy stored in L b2 was released in the last mode, so now there is no energy saved in L b2 . At the same time, the resonant current i r discharges the output capacitor of Q 2 , and the voltage of Q 2 between the drain pole and the source pole begins to fall. When the voltage decreases to zero, the body diode of Q 2 is turned on. On the secondary side of the transformer, D r2 is turned on, and the voltage of L m is clamped by the output voltage. In fact L r and C s resonant at this moment, and the current of L m increases linearly.
Mode 5 (t 4 ∼t 5 ): At t 4 , the drive signal of Q 2 begins, and Q 2 is turned on in the ZVS state, and L b2 is charged. Because the dead time of the half bridge is very short, L b1 continues to be charged until the current of L b1 reaches zero. i m continues to decrease linearly, and the resonant current i r runs through Q 2 and increases with a sinusoidal shape. The current running through the rectifier, D r2 is the difference between the resonant current and the magnetizing current. Since the working frequency is smaller than the resonant frequency of L r and C s , Q 2 is still in the open state after half a resonant cycle. When the resonant current equals the magnetizing current, this mode ends.
Mode 6 (t 5 ∼t 6 ): In this mode, because Q 2 is still open, L b2 continues to be charged until its voltage reaches the peak value when Q 2 is turned off. The energy stored in L b1 was released in the last mode, so now there is no energy saved in L b1 . At t 2 , rectifier D r2 is turned off in the ZCS state, so that the secondary side is separated from the resonant circuit, the voltage of the magnetizing inductor is not clamped by the output voltage, and the magnetizing inductor and the resonant inductor resonate with the resonant capacitor. Since L m >> L r , the resonant period becomes much longer. This can then be seen as: i r (t) = i m (t) = I m . 
A. Interleaved circuit analyses
As Fig. 1 shows, the interleaved circuit used here is made up of two boost circuits which work in the DCM, and its main operating waveforms are shown in Fig. 3 . Because the boost circuits work in the DCM, the input current can follow the input current accurately.
From Fig. 3 , it is easy to calculate the peak current of L b1
and L b2 as in the following:
where T s is the switching cycle of the converter. The discharge time of the inductors L b1 and L b2 can be calculated in the following equation:
Therefore, the current of L b1 and L b2 can be described as:
(3b) It is obvious that the input current equals
, so that the average input current can be descried as: The input power can be obtained as following:
where
B. LLC resonant circuit of the converter
If the working frequency is selected properly, the primary switches of the LLC resonant circuit can work in the ZVS mode while the secondary diodes can work in the ZCS mode, and the efficiency of the system can be improved a great deal. Here we define f m and f s as:
If the working frequency satisfies the equation f m < f s < f r , then the primary switches of the LCC resonant circuit can work in the ZVS mode, and the secondary diodes can work in the ZCS mode. If f s > f r , then only the ZVS condition can be satisfied. If f s < f m , then only the ZCS condition can be satisfied [16] - [20] .
Based on the fundamental wave analysis method, the equivalent circuit of the LLC resonant circuit can be obtained as in Fig.4 .
V inac : the equivalent AC input voltage of the LLC resonant circuit.
V eac : the equivalent AC output voltage of the LLC resonant circuit.
I eac : the equivalent AC output current of the LLC resonant circuit.
β : the phase shift between the input and the output. The equivalent resistance R e = V eac /I eac = 8n 2 π 2 R 0 , and R 0 = V 0 /I o . Also the transfer function of the system can be obtained as in equation (8) . where:
Since the leakage inductor of the secondary side is very small, it can be neglected in this analysis.
As a result, the voltage gain of the circuit can be obtained as follows:
, and the characteristic factor Q is the ratio between the characteristic impedance and the load.
The voltage gain characteristic can be seen in Fig.5 [16] . It is obvious that the ZVS and the ZCS conditions can only be satisfied if f m < f < f s . The converter works in the boundary of the ZVS and the ZCS region, the LLC resonant circuit has the highest voltage gain, and the system has the highest efficiency.
As in the analysis in the third part of this paper, in mode 2 and mode 4, the magnetizing current keeps increasing until it equals the resonant current. Therefore, the peak current can be obtained as in equation (12), where T s is the working period of the converter. 
Suppose that the converter works with a frequency of f s , such that the resonant current can be seen as a sinusoidal wave. Here the resonant current can be clarified as:
where I rms is the root-mean-square value of the resonant circuit, and ϕ is the phase shift between the resonant tank circuit and the magnetizing inductor current. From Fig. 3 , it is obvious that:
The difference between the currents i r and i m refers to the energy which transfers from the primary side to the secondary side. As a result, equation (15) can be obtained.
From the equations (13), (14) and (15), the current can be calculated from equation (16) .
If the input voltage is higher, the switching frequency will be higher, and I rms will be higher, too. When the input voltage increases, the losses of the converter decrease. As a result, the converter has a high efficiency and a high input voltage, which is different from a traditional PWM converter. In an experiment, where the converter is under a light load, and the bus voltage increases, the LLC circuit chosen here can make the system highly efficiency with a light load.
In mode 3 and mode 6, if we assume that the magnetizing inductor current i m (t) is constant, and is equals to the I peak , the following equation can be obtained.
With (12) and (17), the following equation can be obtained:
This equation shows that the ratio of
is very important for the working frequency range and the DC bus voltage range.
When the switching frequency is equal to the resonant frequency, the resonant current is a pure sine waveform, the output current (i Dr1 + i Dr2 ) is critical continuous, and its RMS value is at its minimum. The conduction losses are also at their minimum. As a result, the converter is in the best working condition, and it has the highest efficiency.
If the working frequency is chosen to be the resonant frequency, the converter has the highest efficiency. However, as can be seen in Fig.5 , if the working frequency is higher than f r , the diodes on the secondary sides will lose their soft switching characteristics. Also, the working point must leave some margin in case there is a deviation of the passive This means the resonant frequency is always chosen to be a little lower than the working frequency.
C. Loss analysis of the power devices
From [21] , [22] , since the switch is in the ZVS working condition, the power losses in the MOSFET and the inverse diode can be expressed as the sum of the conduction and the switching losses [22] .
The ideal switching waveforms for inductive loaded inverters are shown in Fig.6 . The integration losses for the FETs can be approximated by calculating the areas of triangles [21]. From (19) and (20), the critical losses of the proposed converter are the conduction losses and the turn-off losses. The conduction losses can be expressed as P cM = R DSon · I 2 Drms . Here, I Drms is fixed by the rated output power. To reduce the conduction losses of the proposed inverter, it is necessary to reduce the on-resistance (R DSon ) of the MOSFETs being used.
The diodes and Dr 2 work in the ZCS state, the losses of the diodes are only the conduction losses and they can be described as P D = I o V F . Here I o is the output current of the converter, and V F is the voltage drop of the diode on the secondary side.
III. DESIGN OF THE CONVERTER
First, some parameters must be given. In the laboratory, a prototype with a 100W rated power and a 52V output is constructed. From equation (5), the input inductor of the boost circuit can be easily obtained:
P 0 = ηP in , where P 0 is the output power, and η is the efficiency between the input and the output. The bus voltage is supposed to be 375V under a full load, the input voltage V in = 220 √ 2 sin θ V, and the efficiency is supposed to be 90%. As a result, with calculation, L b1 = L b2 = 409uH.
When the working frequency is equal to the frequency f r = 1 2π √ L r C s , the converter is at its highest efficiency. When the converter works in this frequency, the gain of the converter is 1, and from equation (11), the turn ration can be easily calculated.
C s can be seen as a blocking capacitor, and it can supply resonant energy in half a duty cycle of the converter, as shown in the above analysis. Because the average voltage of C s is half Input filter C in 330nF
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Output capacitor
of the bus voltage, the following equation can be obtained:
where T max is the maximum working frequency of the converter. V c max is the maximum voltage of C s , and it can not be higher than the bus voltage. Therefore, the minimum value of C s can be obtained in the following equation:
, and f s is set to 100kHz, L r can be obtained, and it is determined that L r = 115uH.
From equation (18), the magnetizing inductor L m can be easily obtained.
The design parameters for this experiment are shown in Table I .
IV. CONTROL CIRCUIT DESIGN
The control circuit is made up of three parts, and they are a sampling circuit, a VCO (voltage control oscillator) circuit and a drive circuit. The sampling circuit is made up of a voltage follower and a PI controller, and the difference between the reference value and the sampling value is the given value of the VCO circuit. The VCO circuit changes the voltage signal into a frequency signal. Here a CD4046 is chosen for the VCO, and the output of the CD4046 is a square wave with nearly a 0.5 duty cycle. Since a half bridge is adopted here, and the drive signal must be isolated, pulse transformers are used. How the drive circuit works is shown above. When the high level part of a PWM signal comes, the top tube of a push-pull circuit will be on, and the primary side of the pulse transformer will have a forward voltage. Therefore, L2 works and supplies the driving signal to the top tube of the half bridge, and L3 does not work because of the blockading function of the diode. The working condition of the negative half-cycle signal has the same theory, stabilivolts are designed to supply a stable 15V signal. R4 and R6 are used to control the length of the dead time for the half bridge. If the ohm value is larger, then the dead time increases as the charging time increases. As a result, the dead time can be adjusted freely. Q4 and Q5 are used to draw current from the power switches of the half bridge.
V. SIMULATION RESULTS Here PSpice was used to simulate the proposed converter. Fig. 8 shows the simulation results of the converter. As can be seen in Fig. 8(a) , the bus voltage V B , which has about a 5V ripple is 375V, and the output voltage is 52V. Fig. 8(b) shows that the input current shapes with the input voltage accurately, which means that the converter has a very high power factor. Fig. 8(c) shows the current of L b1 and L b2 , and it is obvious that the boost circuits work in the DCM. Fig.  8(d) is the envelop waveform of Fig. 8(c) which tests in the peak input voltage. As can be seen, the two inductors work with a 180 degree phase shift. Fig. 8(e) and Fig. 8(f) show the simulation results of the LLC resonant converter. As can be seen, the rectifier diodes of the output are turned off after their currents reach zero. Therefore, it is obvious that both of the output rectifier diodes work in the ZCS state. Fig. 9(a) and Fig. 9(b) show the waveforms of the input voltage and current tested by a HIOKI 3193 POWER HITESTER.
VI. EXPERIMENTAL RESULTS
As can be seen, the input current shapes with the input voltage, which shows that a high power factor has been attained. Fig.  9(c) shows the content of the input current, and the test results agree with the IEEE 519 and IEC 61000-3-2 standards.
The zero cross current distortion phenomenon influences the power factor of the system. The zero cross current distortion phenomenon is caused by C in . When the voltage of C in is higher than the input voltage, the input current is zero. Even if the voltage of C in is zero, the positive direction conduction pressure drop of the bridge rectifier will still make the input current zero. Therefore, the zero current distortion phenomenon always exists. When the load is lower, the voltage of C in is higher, and the zero current distortion phenomenon is more obvious. Fig. 10 shows the test results of the zero cross current distortion with 112W and 70W loads. It is evident that when the load is lower, the time of the input current keeping zero is longer. Fig. 11(a) and Fig. 11(b) show the waveforms of i L b1 and i L b2 , and it is obvious that both L b1 and L b2 work in the DCM, which ensures that the circuit has a natural PFC function. It can also be seen that the two inductors work with a 180 degree phase shift and that the two boost circuits work in the interleaving mode. Fig. 12(a) shows the waveform of V B . Its RMS value is 375V with a 5V ripple, and the vibration frequency of V B is 100Hz. Since the RMS value of the input voltage is 220V, the peak value of the input voltage is 311V. It is obvious that the bus voltage V B is only a little larger than the peak value of the input voltage, which decreases the voltage stress of the switches a great deal. Fig. 12(b) shows the output voltage of the converter. The RMS value of V 0 is 52V with a 1V ripple. Fig. 13 shows the waveforms of V DS2 and i Cs with different input powers, Fig. 13(a) shows the waveforms of V DS2 and i Cs with a full load and a 90 kHz working frequency. At this time, the bus voltage is 375V. Since the secondary diodes work in the ZCS mode, the primary current is not sinusoidal and has a step which proves the description in section II Fig. 13  (c) shows the waveforms of V DS2 and i Cs with a 90W input power and a 125 kHz working frequency. At this time, the secondary diodes are no longer in the ZCS mode, and i Cs is not sinusoidal. It is obvious from Fig. 13(a)-(c) that the bus voltage increases with the working frequency.
To test the ZCS characteristics of the diodes on the secondary side of the LLC circuit, the waveforms of V DS2 and i Dr1 are shown in Fig. 14 . In Fig. 14(a) , there is a short time i Dr1 keeping zero in one half a switching cycle, so the diodes on the secondary side work in the ZCS mode. In Fig. 14(b) , the diode is turned off when the current of D r1 reaches zero and the diodes on the secondary side still work in the ZCS mode, which is a critical point. As is shown in Fig. 14(c) , as the working frequency increases, the diodes on the secondary side have lost the ZCS characteristic. Therefore, it is evident that the diodes on the secondary side of the LLC circuit lose their ZCS characteristics under a light load. As we know from Fig.5 , the switches on the primary side still have the ZVS characteristics with a decreasing load. Fig. 15 shows the waveforms of V DS1 and I Ds1 . From Fig.  5 , it is known that the switches of the converter are always satisfied with the ZVS condition. As a result, the switches are turned on in the ZVS state. In this experiment, V DS1 and I Ds1 are tested, and it is evident that, S 1 is in the ZVS state with a load ranging from 112W to 90W.
The switching losses of the switches are only the turn-off losses, because the switches are in the ZVS working condition. Fig.16 shows the waveforms of V DS1 and I Ds1 at the turn-off time, which shows the existence of the turn-off losses.
The power loss distribution of the proposed converter under full-load operation is measured and shown in Fig.17 to highlight the key features of the topology under study. Fig.18 shows the load characteristics of the converter. It is obvious that the power factor is always larger than 0.96 within a 45%∼100% load. The THD is always lower than 10% within a 45%∼100% load. The PF and the THD satisfy the IEEE 519 and IEC 61000-3-2 standards. The efficiency is from 0.872 to 0.9025, and the converter achieves maximum efficiency with a full load. As the load decreases, the bus voltage ranges from 375V to 491V. Fig. 19 shows the converter characteristics with an input voltage ranging from 180V to 260V with a full load. The power factor is always larger than 0.97, the THD is always within 10% , the bus voltage ranges from 262V to 435V, and the efficiency ranges from 62.89kHz to 130.4kHz, with an input voltage ranging from 180V to 260V under full load. 
VII. CONCLUSION
A single stage AC/DC converter based on interleaving technology and an LLC resonant network is proposed here. Since an interleaving cell is adopted, the bus voltage can be a little more than the peak value of the input voltage, and the converter is suitable for both low line input and high line input. Since an LLC resonant network is adopted here, the primary switches can work in the ZVS mode while the secondary diodes can work in the ZCS mode, which increases the efficiency of the system. Simulations are done to analyze the circuit. A 100W prototype is studied in the laboratory. In the experiments, the efficiency is as high as 90.25 %, the PF is as high as 0.99, the THD is within 10%, and the working mode is in agreement with the simulation.
